We present a fast method to fabricate high quality heterostructure devices by picking up crystals of arbitrary sizes. Bilayer graphene is encapsulated with hexagonal boron nitride to demonstrate this approach, showing good electronic quality with mobilities ranging from 17 000 cm 2 V −1 s −1 at room temperature to 49 000 cm 2 V −1 s −1 at 4.2 K, and entering the quantum Hall regime below 0.5 T. This method provides a strong and useful tool for the fabrication of future high quality layered crystal devices.
A critical step for high mobility graphene device fabrication and the rising field of van der Waals heterostructures [1] is marked by the development of polymer based dry transfer methods for two-dimensional (2D) crystals. [2] [3] [4] [5] With these methods, high quality graphene devices on hexagonal boron nitride (h-BN) and more complicated stacks have become generally accessible, but the early methods face a major setback. The method of stacking the crystals one by one typically leaves each transferred crystal contaminated by polymer. To obtain a high quality device, thorough cleaning is required before proceeding with device fabrication or measurement. This cleaning step typically involves several hours of annealing [3] [4] [5] or it may go as far as nanobrooming the entire graphene flake using contact mode atomic force microscopy (AFM). [6, 7] Altogether this makes the fabrication of a multilayer heterostructure not only very time consuming, but also risky as each step may again introduce contaminants to the stack.
This issue has recently been overcome by L. Wang et al. [8] , introducing a method that allows for polymer free assembly of layered materials based on van der Waals force. Instead of depositing a 2D crystal, e.g. h-BN, directly on top of another crystal, e.g. graphene, one can use the h-BN to pick up the graphene from the substrate. This can be done because the van der Waals force between the atomically flat h-BN and graphene is stronger than between the graphene or the h-BN and the rough SiO 2 substrate. The power of this method lies in the fact that now the interface between the two crystals has not been contaminated by polymer, and one can directly pick up the next crystal. This way the materials inside the stack not only remain much cleaner, but a stack can also be fabricated considerably faster. One problem when using this method is the reduced capability to pick up graphene flakes larger than the used top h-BN crystal. Therefore one has to etch through the stack before making one-dimensional (1D) contacts to the graphene. While resulting in very high quality devices with electron mean free paths up to 21 µm and good electrical * pj.zomer@gmail.com contact, [8] this limitation can be problematic for certain device types for which 1D contacts are not desirable, e.g. spintronic devices that include tunnel barriers at the contact interface. [9] In this letter we present a method which allows for fabrication of high quality graphene devices encapsulated in h-BN by successively picking up crystals. The advantage of our approach is that stacks are made without size constraints on the graphene. No cleaning steps are used in the fabrication process, which considerably increases the fabrication speed of a stack from 1 or 2 days down to half an hour. The quality we achieve for h-BN encapsulated BLG devices becomes similar to that of current annealed suspended bilayer graphene devices, [10] [11] [12] [13] while keeping the benefits of having a substrate, for example when including top-and backgates. [14] In our device, we observe quantum Hall levels to start develop below 0.5 T at 4.2 K and the degeneracy of the first Landau level is broken already around 3 T. With this newly developed method, high quality graphene devices are readily accessible without the need for a furnace or etching system.
The fabrication of a stack starts with the preparation of a glass slide that is used to pick up other crystals. We first prepare a thin film of polycarbonate (PC, Sigma Aldrich, 6% dissolved in chloroform mixed at HQ Graphene). Using a pipette, the PC is dripped on a microscope slide. Because the PC is difficult to spincoat, a second glass slide is directly put on top of the PC covered slide, spreading out the PC, after which they are immediately separated by sliding the two slides over each other. This results in a reasonably uniform PC film which is then left to harden in air for about 15 minutes.
On top of the dried PC film we exfoliate commercially available h-BN (HQ Graphene) by mechanical cleavage using adhesive tape. By optical microscope we select an h-BN crystal suitable to serve as the top layer for the stack. Then we take a new glass slide on which we put a ∼4×4×1 mm piece of polydimethylsiloxane (PDMS). The PC with the top layer h-BN is removed from its glass slide using adhesive tape and laid across the PDMS, with the h-BN flake facing up. Now the newly made slide can be used to pick up other crystals. A schematic cross section at this stage of the glass slide, PDMS, PC film and h-BN can be seen in the top half of Fig.1a .
The crystals that are to be picked up in the next step are prepared by exfoliation of graphite (HOPG) or h-BN on separate Si/SiO 2 (500 nm) wafers. Before exfoliation the Si/SiO 2 substrates are cleaned in a furnace at 400
• C for 5 minutes in air. By optical contrast we select BLG and thin h-BN (5-20 nm) flakes for our stack. The glass slide is mounted in an optical mask aligner with the top layer h-BN flake facing down. The SiO 2 , containing BLG, is fixed on the chuck of the mask aligner, this way we can accurately align the h-BN to the BLG (Fig.1a) and start bringing the PC and the SiO 2 in contact. While closely following the progress by an optical microscope, we continue to make contact until the two target crystals are almost in touch, which can be easily distinguished optically. Now we heat the chuck to between 60 and 90
• C. As the SiO 2 heats up, the contact area with the PC consequently gradually increases further. When contact is made between the h-BN and BLG, we switch the heater off, which in turn causes the PC film to slowly retract from the substrate as it cools down.
When fully retracted, the PC film remains intact on the PDMS and the BLG is picked up. The process just described can easily be repeated to pick up another crystal, in our case h-BN, to form a multilayer heterostructure. An optical micrograph of a stack in the making on the PC layer is shown in Fig.1b , where we started with BN1 and then subsequently picked up the BLG and BN2. Note that due to the good adhesion between graphene and PC, BN1 does not have to entirely cover the BLG for the pick up to be successful. To release this stack onto a substrate containing graphite that we aim to use as a back gate, we follow the same procedure as for a pick up until the retraction step (Fig.1c) . While still in contact we heat the substrate up to ∼150
• C in order to melt the PC onto it. Next, the hot chuck is carefully retracted, releasing the PC from the PDMS and leaving us with the desired stack on the SiO 2 substrate. The PC is removed by rinsing in chloroform for 10 minutes. Overall the pick up process has worked for almost 100% of the attempts, excluding manual misalignment. Typically, only a small amount of bubbles is observed in the final stack. [15] Most form just outside the encapsulated graphene area, at the BLG edges, as the AFM image in Fig.1d shows.
The stack is fabricated into an electronic device using standard electron beam lithography and electron beam evaporation techniques. A finished device is shown in Fig.2a , the contacts are made using of Ti/Au (5/45 nm). From the substrate up, this stack consists of a few layer graphene flake (∼1.5 nm) to be used as backgate, h-BN (∼5.5 nm), BLG and again h-BN (∼16 nm). Since we are interested in the quality of the encapsulated region, we also do not require an additional cleaning step after processing the device. For non-encapsulated graphene such a step would be needed to remove e-beam resist residues which otherwise degrade the electronic quality of the device.
The first characterization of the encapsulated BLG is done by measuring the square resistance R sq as function of backgate voltage V bg . The results, measured at room temperature, 77 K and 4.2 K, are shown in Fig.2b . What can be noted directly, is that the Dirac peak is sharp and very close to zero backgate voltage. This indicates that the device has little intrinsic doping (∼ 1.5 × 10 11 cm −2 ) and low inhomogeneity, as expected for graphene on h-BN. [16, 17] Furthermore, the device has proven to be robust. After the measurements were taken at room temperature and 77 K the device was removed from the measurement setup, taken off its chip carrier and rewired, before loading it into a cryostat. This may have caused the small shift in the Dirac point from 0.01 V at 77 K to -0.025 V at 4.2 K, but otherwise this did not notably degrade the device quality.
From the backgate dependence of the square resistance we can extract the mobility. First the charge carrier density is calculated using n = (V − V D )ǫ 0 ǫ r /ed. Here V is the applied backgate voltage, V D the charge neutrality voltage (Dirac point), ǫ 0 is the permittivity of free space, ǫ r is the relative permittivity of h-BN, e is the electron charge and d is the h-BN thickness. When subject to a magnetic field perpendicular to the BLG plane, the device exhibits clear quantum Hall levels, shown in Fig.3a . This provides an alternative way to determine n via the filling factor, expressed as ν = nh/eB, where h is Planck's constant and B is the magnetic field. Combining both methods we can determine the ratio ǫ r /d for our device, which we find to be 0.52 ± 0.01 nm −1 (using the data from Fig.3a) . AFM yields an h-BN thickness d = 5.5 ± 0.2 nm, hence ǫ r = 2.9 ± 0.2. Using µ = 1/neR sq we find a room temperature mobility of 17 000 cm 2 V −1 s −1 at n ≈ 3.8 × 10 11 cm −2 . For 77 K and 4.2 K we find respectively 30 000
at n ≈ 1.9 × 10 11 cm −2 and 49 000 cm
The mobility is for all cases determined at the inflection point, where dR sq /dn has an extreme.
The quantum Hall data in Fig.3a shows, besides a Landau fan around 0 V, faint additional fans originating at ±1.8 V. These side peaks are likely a consequence of the Moiré superlattice that exists for single and bilayer graphene on h-BN [18] [19] [20] [21] , having both the same crystallographic lattice with a mismatch of 1.8%. [22] The wavelength λ of the Moiré pattern can be estimated from n ≈ 5.2 × 10 12 cm −2 at which the side peaks occur. At this point the Moiré minibands have become fully occupied, which requires 4 electrons per unit cell for valley and spin degeneracy. So using n = 4n 0 with 1/n 0 = √ 3λ 2 /2 as the superlattice unit cell area, we ob- tain λ ∼ 9.4 nm. This corresponds to an angle of ∼1.1
• between the graphene and boron nitride lattices. [18] The magnetic field data can also be used as an indication of the device quality. Using µB ≈ 1 as a condition for the device to enter the quantum Hall regime, a mobility can be determined. [23, 24] We observe the development of quantum Hall at magnetic fields below 0.5 T in Fig.3b , indicating that the mobility is at least 20 000 cm 2 V −1 s −1 . This observation is comparable to what has been achieved for suspended BLG. [10] [11] [12] [13] The filling factors are indicated at ν = 24 and ν = 12 for 0.5 T and 1 T respectively in Fig.3b . For fields around 1.5 T oscillations are still present at filling factors over ν = 192.
Furthermore it can be noted in Fig.3c that the degeneracy of the lowest Landau level starts breaking below 3 T, forming plateaus with filling factor ν = 2. At higher magnetic fields the degeneracy is lifted further, forming first a plateau at ν = 3 around 5 T and later one at ν = 1 just below 8 T. This can also be taken as a demonstration of a good device quality. [12] In conclusion we demonstrated an easy device fabrication method using BLG and h-BN that can be used to build complicated stacks of 2D crystals, opening up many opportunities for material engineering. The main advantage is that the crystal interfaces remain very clean without the need for any cleaning steps, which additionally makes building stacks considerably faster. Since our approach allows for picking up crystals of any size, no etching is required to access any layer in the stack. We showed measurements on a BLG encapsulated in h-BN, fabricated using this method. The quality of this device is comparable to suspended BLG devices, as can be seen from regular charge transport and quantum Hall measurements. With the current need for high quality graphene devices and the trend towards other 2D materials, this method is a strong and important tool for fabrication.
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